• STIC Translation Branch Request Form for Phone 308-0881 Crystal Plaza ¼, Room 2C15 http://ptoweb/patents/

Information in shaded areas marked with an * is requir

S.T.I.C. Translations Branch

PTO 2003-4753

Fill out a separate Request Form for each document

	No. : 10/090	,610	_			
Requester'	's Name:Tu-T	и Но		_ Phone No.:703-305-	0086	
office Locat	tion:CP4 5D1	4A	Art Unit/Org. :2818			
e this for th	e Roard of P	atent Appeals?No				
ate of Rea	uest:07/29/20	03				
Date Neede	ed By:08/05/2	.003				
	a <u>specific date</u>)					
. If a honiting	a a request for natent	(Select One): translation, it is not necessary to atta	ach a copy of the document y	with the request.		
ote: 11 submitting Trequesting a <u>non</u> TIC Library	notant translation n	lease attach a complete, legible copy	of the document to be trans.	lated to this form and submit it at	your EIC or a	
		*Document No.	JP 103077324A (1	
. <u>X</u>	Patent *	*Country Code	JP	Translation	s Branch	
		*Publication Date		The world of foreig	n prior art to yo	
		*Language	<u>Japanese</u>	Translat	ions	
	No of Dog	es	-	1 Wilson		
	No. of Fag	es	y 31 K)			
	Article	*Author				
•	1 III tiele	*Language		Equivalent	Foreign Patents	
		*Country		Searching	1 atents	
		Country				
	Other	*Type of Documen	t			
•	Other	*Country				
		*Language				
	•	zung-ug-				
	To assist us in	providing the most cost eg	ffective service, pleas	se answe <mark>r</mark> these question	is:	
		- Lish Language Equivolen	+2No (Ves/N	o)		
> Will y	you accept an E Id vou like to re	nglish Language Equivalen view this document with a t	ranslator prior to hav	ving a complete written tr	anslation?	
(Trans	lator will call you to	set up a mutually convenient time) N	NoYes/No)	g		
> Woul	ld vou like a Hu	man Assisted Machine tran	islation?	(Yes/No)		
Huma	ın Assisted Machin	e translations provided by Derw	ent/Schreiber is the defau	ilt for Japanese Patents 1993 o	nwards with an	
Avera	ige 5-day turnaroui	nd.				
	ONIT TO	1 / /				
STIC USE			Translation			
Copy/Search Processor:			Date logge	ed in:		
Date assigned		23		ated words:		
Date filled:		·83		f pages:		
	und: (Yes/No)_	YES		Γranslation Available:		
	JA` 6€0 C	5314862	In-House	Contracto	or:	
Doc. No.:		117049	Translator:			
Country:	<u> </u>		Assigned: Returned:		7	
			Acturned.	Returned:	CTC	
		7. 200 k i j	.1		September 1981	
					ş Su	
(5][$\mathcal{N}_{\mathcal{M}}$				
	Information Administration	* /			USPT 0	

DialogWeb 🧪 ອີກໂຖອຖີ ຊອກເຂົາ Dynamic Search: INPADOC/Family and Legal Status, JAPIO -Patent Abstracts of Japan, Derwent World Patents Index ■ Records for: pn=jp 3077324 Output as: Browser Format: Long display/send Output 🧺 Modify ** refine search back to picklist Records 1-5 ot 5 In long Format all none □1. 2/34/1 (Item 1 from file: 351) **Image available** 009467267 WPI ACC No: 1993-160806/199320 Thermal transfer recording sheet - comprises substrate and image-receiving layer comprising transparent receptive layer and white opacifying layer Patent Assignee: MITSUBISHI CHEM CORP (MITU); MITSUBISHI KASEI CORP (MITU Inventor: HIROTA T; KURODA K; SHINOHARA H Number of Countries: 005 Number of Patents: 006 Patent Family: Kind Patent No Kind Date Applicat No Date week 19930519 19921113 EP 542308 EP 92119486 199320 Α1 19930608 JP 91300753 19911115 199327 JP 5139056 Α Α us 5314862 Δ 19940524 us 92974896 Α 19921112 199420 EP 542308 19950517 EP 92119486 19921113 199524 в1 19950622 199530 DE 69202548 DE 602548 19921113 EP 92119486 Α 19921113 20000814 JP 91300753 200043 JP 3077324 в2 Α 19911115 Priority Applications (No Type Date): JP 91300753 A 19911115 Cited Patents: No-SR.Pub; 1.Jnl.Ref; EP 257633; EP 333873 Patent Details: Patent No Kind Lan Pg Main IPC Filing Notes EP 542308 A1 E 11 B41M-005/38Designated States (Regional): DE FR GB 6 B41M - 005/38JP 5139056 Α 7 B41M-005/035 us 5314862 Α B1 E 13 B41M-005/38 542308 Designated States (Regional): DE FR GB B41M-005/38 DE 69202548 Based on patent EP 542308 Ε 6 B41M-005/38 JP 3077324 В2 Previous Publ. patent JP 5139056 Abstract (Basic): EP 542308 A A thermal transfer recording sheet comprises a substrate with an image-receiving layer formed on it, which is thermally transferable onto a record sheet. The image-receiving layer comprises a transparent receptive layer and a white opacifying layer laminated in this order on the substrate, and the opacifying layer contains a plasticiser.

The plasticiser is a cpd. selected from phthalic acid esters, dibasic acid esters, fatty acid esters and epoxy cpds. The white opacifying layer comprises 1 pt. wt. of a white pigment (pref. titanium project) of the comprises 1 pt. wt. of a white pigment (pref. titanium project) of the comprises 1 pt. wt. of a white pigment (pref. titanium project) of the comprises 1 pt. wt. of a white pigment (pref. titanium project) of the comprises 1 pt. wt. of a white pigment (pref. titanium pref. titanium project) of the comprises 1 pt. wt. of a white pigment (pref. titanium pref. oxide), 0.5-5 pts. wt. of a binder resin (pref. vinyl-chloride-vinyl acetate copolymer resin or acrylic resin) and 0.05-2.5 pts. wt. of a plasticiser. USE/ADVANTAGE - An ordinary sheet of paper can be used as a record sheet. The sheet is capable of transferring a clear image simply and with excellent colour reproducibility on a wide range of various types of ordinary sheets of paper. Sharp edges are provided between the heated portion and the non-heated portion at the time of thermal

transfer of the image-receiving layer. The image- receiving layer has

excellent adhesiveness with a wide variety of ordinary sheets of paperry Dwg.1/2

Abstract (Equivalent): EP 542308 B

A thermal transfer recording sheet comprising a substrate (1) and an image-receiving layer (4) formed thereon, which comprises a transparent receptive layer (2) and a white opacifying layer (3) laminated in this order on the substrate (1), and said white opacifying layer (3) is thermally transferable onto a recording sheet together with the transparent receptive layer (2), characterised in that said opacifying layer (2) comprising relative to one part by weight of a white pigment from 0.1 to 20 parts by weight of a binder resin and from 0.01 to 10 parts by weight of a plasticiser.

Dwg.1/2Abstract (Equivalent): US 5314862 A

Thermal transfer recording sheet comprises a substrate having on it an image receiving layer which is thermally transferable onto a record sheet. The image receiving layer comprises a transparent receiving layer and a white opacifying layer laminated on the substrate. The opacifying layer comprises 1 pt. wt. white pigment, 0.1-20 pts. wt. binder resin and 0.01-10 pts. wt. plasticiser.

Pref., the plasticiser comprises phthalic acid esters, diabasic acid esters, fatty acid esters or epoxy cpds. The opacifying layer contains Ti oxide as white pigment and a vinyl chloride vinyl acetate copolymer resin or an acrylic resin as binder resin. The image receiving layer has a prime coating layer contg. releasing agent between the substrate and transparent receiving layer.

USE/ADVANTAGE - Used for simply transferring clear images with good colour reproducibility. The image receiving layer has good adhesiveness.

colour reproducibility. The image receiving layer has good adhesiveness with ordinary sheets of paper.

Dwg.1/2Derwent Class: A14; A89; E19; G05; P75; T04

International Patent Class (Main): B41M-005/035; B41M-005/38 International Patent Class (Additional): B41M-005/00

Derwent WPI (Dialog® File 351): (c) 2003 Thomson Derwent. All rights reserved.

2/34/2 (Item 2 from file: 351) □ 2.

Image available WPI ACC No: 1991-138287/ 199119

Semiconductor IC device - has wiring layout in which multilayer wirings are arranged in parallel NoAbstract Dwg 1/7

Patent Assignee: MITSUBISHI DENKI KK (MITQ) Number of Countries: 001 Number of Patents: 001

Patent Family:

Patent No Kind Date Applicat No Kind Date week 19910402 JP 89213643 19890819 199119 JP 3077324 Priority Applications (No Type Date): JP 89213643 A 19890819

Derwent Class: U11

International Patent Class (Additional): H01L-021/32

Derwent WPI (Dialog® File 351): (c) 2003 Thomson Derwent. All rights reserved.

3.

2/34/3 (Item 3 from file: 347) 03414424 **Image available**

SEMICONDUCTOR INTEGRATED CIRCUIT

Pub. No.: 03-077324 [JP 3077324 A]

Published: April 02, 1991 (19910402)

Inventor: SHINOHARA HIROSHI

KISHI YOSHIYUKI

Applicant: MITSUBISHI ELECTRIC CORP [000601] (A Japanese Company or

Corporation), JP (Japan)

Application No.: 01-213643 [JP 89213643]

Filed: August 19, 1989 (19890819)

International Class: [5] H01L-021/3205

JAPIO Class: 42.2 (ELECTRONICS -- Solid State Components)

Journal: Section: E, Section No. 1081, Vol. 15, No. 246, Pg. 51, June 24,

1991 (19910624)

ABSTRACT

PURPOSE: To increase resistance to electromigration, to make wiring region small and to realize a high integration by a method wherein a semiconductor integrated circuit is provided with a plurality of metal wirings layers and a plurality of wiring lines and the metal wiring are piled up in parallel on the same wiring lines over a plurality of layers and connected to each other via through-holes.

CONSTITUTION: Al metal wiring such as power-supply lines 7a, 8a, signal conductors 7b, 8b, grounding conductors 7c, 8c, and the like are piled up in parallel on the same wirings lines over two layers in a semiconductor integrated circuit substrate which is provided with a plurality of metal wiring layers and a plurality of wiring lines; they are connected to each other via through-holes 6. Widths of the Al wirings 7a, 7b, 7c, 8a, 8b, 8c are narrow as compared with those of conventional metal wirings. The widths of the metal wirings are not made wider but are composed of a plurality of layers. Thereby, an electric current is distributed and a current density is suppressed. Since the widths of the wirings are narrow, the area of the semiconductor integrated circuit becomes small, compared with that of conventional circuits.

```
4.
                   (Item 4 from file: 345)
        2/34/4
       11162335
       Basic Patent (No, Kind, Date): EP 542308 A1 19930519
       PATENT FAMILY:
       GERMANY (DE)
         Patent (No, Kind, Date): DE 69202548 CO 19950622
           WAERMEEMPFINDLICHE UEBERTRAGUNGSAUFZEICHNUNGSSCHICHT. (German)
           Patent Assignee: MITSUBISHI CHEMICAL CORP (JP)
           Author (Inventor): HIROTA TAKAO (JP); SHINOHARA HIDEO (JP); KURODA
             KATSUHIKO (JP)
           Priority (No, Kind, Date): JP 91300753 A
           Applic (No,Kind,Date): DE 69202548 A
                                                     19921113
                  B41M-005/38; B41M-005/00
           IPC: *
           CA Abstract No: * 119(18)191950T
           JAPIO Reference No: * 170524M000114
           Language of Document: German
         Patent (No, Kind, Date): DE 69202548 T2 19960222
           WAERMEEMPFINDLICHE UEBERTRAGUNGSAUFZEICHNUNGSSCHICHT. (German)
           Patent Assignee: MITSUBISHI CHEM CORP (JP)
           Author (Inventor): HIROTA TAKAO (JP); SHINOHARA HIDEO (JP); KURODA
             KATSUHIKO (JP)
           Priority (No, Kind, Date): JP 91300753 A
                                                       19911115
           Applic (No, Kind, Date): DE 69202548 A 19921113
                   B41M-005/38; B41M-005/00
           CA Abstract No: * 119(18)191950T
JAPIO Reference No: * 170524M000114
           Language of Document: German
       EUROPEAN PATENT OFFICE (EP)
         Patent (No, Kind, Date): EP 542308 A1 19930519
           THERMAL TRANSFER RECORDING SHEET (English; French; German)
           Patent Assignee: MITSUBISHI CHEM IND (JP)
                                  HIROTA TAKAO (JP); SHINOHARA HIDEO (JP); KURODA
           Author (Inventor):
             KATSUHIKO (JP)
           Priority (No, Kind, Date): JP 91300753 A
                                                       19911115
           Applic (No,Kind,Date): EP 92119486 A
                                                     19921113
           Designated States: (National) DE; FR; GB
           IPC: * B41M-005/38; B41M-005/00
           CA Abstract No: ; 119(18)191950T
           Language of Document: English
           tenť (Ňo,Kind,Date): EP Š42308 B1 19950517
THERMAL TRANSFER RECORDING SHEET. (English; French; German)
         Patent (No, Kind, Date): EP 542308
           Patent Assignee: MITSUBISHI CHEM CORP (JP)
                                  HIROTA TAKAO (JP); SHINOHARA HIDEO (JP); KURODA
                   (Inventor):
           Author
             KATSUHIKO (JP)
           Priority (No, Kind, Date): JP 91300753 A
                                                        19911115
           Applic (No,Kind,Date): EP 92119486 A
                                                     19921113
           Designated States: (National) DE; FR; GB
                   B41M-005/38; B41M-005/00
           CA Abstract No: * 119(18)191950T
            JAPIO Reference No: * 170524M000114
           Language of Document: English
        JAPAN (JP)
          Patent (No, Kind, Date): JP 5139056 A2 19930608
            SHEET FOR THERMAL TRANSFER RECORDING (English)
            Patent Assignee: MITSUBISHI CHEM IND
            Author (Inventor): HIROTA TAKAO; SHINOHARA HIDEO; KURODA KATSUHIKO
            Priority (No, Kind, Date): JP 91300753 A 19911115
```

```
Applic (No,Kind,Date): JP 91300753 A
                                            19911115
   IPC: *
           B41M-005/38
   JAPIO Reference No: ; 170524M000114
   Language of Document:
                          Japanese
 Patent (No, Kind, Date): JP 3077324
   Patent Assignee: MITSUBISHI CHEM CORP
   Author (Inventor): HIROTA TAKAO; SHINOHARA HIDEO; KURODA KATSUHIKO
   Priority (No, Kind, Date): JP 91300753 A
                                              19911115
   Applic (No, Kind, Date): JP 91300753 A
                                            19911115
           B41M-005/38
   Language of Document: Japanese
UNITED STATES OF AMERICA (US)
  Patent (No, Kind, Date): US 5314862
                                          19940524
    THERMAL TRANSFER RECORDING SHEET (English)
    Patent Assignee: MITSUBISHI CHEM IND (JP)
                       HIROTA TAKAO (JP); SHINOHARA HIDEO (JP); KURODA
   Author (Inventor):
      KATSUHIKO
                (JP)
    Priority (No, Kind, Date): JP 91300753 A
                                               19911115
   Applic (No, Kind, Date): US 974896 A
                                           19921112
    National Class: * 503227000; 428195000; 428207000; 428500000;
      428522000; 428913000; 428914000
    IPC: * B41M-005/035; B41M-005/38
    CA Abstract No: * 119(18)191950T
    JAPIO Reference No: *
                          170524M000114
    Language of Document: English
```

Inpadoc/Fam.& Legal Stat (Dialog® File 345): (c) 2003 EPO. All rights reserved.

```
□ 5.

       2/34/5
                  (Item 5 from file: 345)
      Basic Patent (No, Kind, Date): JP 3077324 A2 910402
      PATENT FAMILY:
      JAPAN (JP)
        Patent (No, Kind, Date): JP 3077324 A2 910402
          SEMICONDUCTOR INTEGRATED CIRCUIT (English)
          Patent Assignee: MITSUBISHI ELECTRIC CORP
          Author (Inventor): SHINOHARA HIROSHI; KISHI YOSHIYUKI
          Priority (No, Kind, Date): JP 89213643 A
                                                      890819
          Applic (No, Kind, Date):
                                  JP 89213643 A
                  H01L-021/3205
          Derwent WPI Acc No: ; G 91-138287
          JAPIO Reference No: ; 150246E000051
          Language of Document: Japanese
```

Inpadoc/Fam.& Legal Stat (Dialog® File 345): (c) 2003 EPO. All rights reserved.

all none	Records	1-5	of	5 In long Format		
Output **	Fo	rmat: Lor	ng	▼ Output as:	Browser	display/send
Modify [⊕]					refine search	back to picklist

©1997-2003 The Dialog Corporation - Version 2.3

SEMICONDUCTOR INTEGRATED CIRCUIT [Handoutai shuuseki kairo]

Hiroshi Shinohara, et al.

UNITED STATES PATENT AND TRADEMARK OFFICE Washington, D.C. August 2003

Translated by: FLS, Inc.

PUBLICATION COUNTRY (19): JP

DOCUMENT NUMBER (11): 03077324

DOCUMENT KIND (12): A [PUBLISHED UNEXAMINED APPLICATION]

PUBLICATION DATE (43): 19910402

APPLICATION NUMBER (21): 010213643

APPLICATION DATE (22): 19890819

INTERNATIONAL CLASSIFICATION (51): H 01 L 21/3205

INVENTORS (72): SHINOHARA, HIROSHI; KISHI, YOSHIYUKI

APPLICANT (71): MITSUBISHI ELECTRIC CORPORATION

TITLE (54): SEMICONDUCTOR INTEGRATED CIRCUIT

FOREIGN TITLE (54A): HANDOUTAI SHUUSEKI KAIRO

SPECIFICATION

1. Title of the Invention

Semiconductor Integrated Circuit

2. Claims

- (1) A semiconductor integrated circuit that has multiple metal wiring layers and multiple wiring paths characterized by being equipped with a multilayer metal wiring means whereby multiple layers are overlapped in parallel on the same wiring path and are mutually connected via through-holes.
- (2) In regard to a semiconductor integrated circuit equipped with cells that contain active devices and that occupy the cell regions on the semiconductor surface, equipped with pads that electrically connect to the exterior of the semiconductor integrated circuit, and equipped with outside-cell wiring regions that are outside the regions occupied by said cells or pads and that contain metal wirings for electrically connecting between the cells and between the cells and pads

a semiconductor integrated circuit of Claim 1 characterized by:
having wide-range wirings that extend from cell regions to outside-cell
wiring regions; these wide-range wirings being wired by means of said
multilayer metal wiring means in at least one portion inside the cell
regions and being wired by means of only 1 metal layer in at least one
portion inside the outside-cell wiring regions; and the widths of said
multilayer metal wiring means portions being narrower than the widths
of said 1 metal layer portions.

3. Detailed Explanation of the Invention [Field of Industrial Application]

The present invention pertains to wiring layout patterns for semiconductor integrated circuits.

[Prior Art]

For the wiring of a semiconductor integrated circuit, the loss of electrical power is reduced by using metal that has a small resistance value, such as Al, an alloy of Al, Si, and Cu, or W. Figure 7 is a partial plan view of a conventional semiconductor integrated circuit (inverter circuit). In the figure, [1] is metal wiring, [1a] is a power line, [1b] is a signal line, and [1c] is a grounding wire. [2] is a P⁺ diffusion region, [3] is a n⁺ diffusion region, [4] is polysilicon, [5] is a contact hole that connects the diffusion regions, [2] and [3], and the metal wiring, [1a], [1b], and [1c].

Next, the operation will be explained. The metal, such as A ℓ or an A ℓ alloy, utilized for the metal wiring [1] has a low melting point compared to the silicon compound that makes up a logic gate, and a phenomenon called electromigration, such as broken wiring or migration, occurs at high temperatures F or at current densities lower than 10^6A/cm^2 .

In conventional metal wiring [1], the metal wiring [1] was made capable of withstanding a large current density by providing a sufficient wiring width in order to increase the strength against migration. In particular, the wiring width of signal wires having a large load capacity, such as the internal clock wire of the signal wire [1b], the power wire [1a], and the grounding wire [1c], is made to be wide so that the current

density becomes 10⁶A/cm² or lower.

[Problems that the Invention is to Solve]

Since a conventional semiconductor integrated circuit's metal wiring is structured in the above manner, there is a problem in that the layout pattern (mask pattern) of the semiconductor circuit becomes large when the width is made sufficiently wide to withstand migration.

The present invention was completed in order to solve the above problem, and its purpose is to increase the strength against electromigration, to reduce the wiring region, and to obtain high integration as a result.

[Means for Solving the Problems]

The semiconductor integrated circuit pertaining to the present invention has multiple metal wiring layers and multiple wiring lines, and the metal wirings are connected to each other via through-holes by being overlapped in parallel on the same wiring line through the multiple layers.

[Operation of the Invention]

The metal wirings of the present invention are mutually connected via through-holes by the multiple layers being overlapped in parallel on the same wiring line. Therefore, the electric current can be divided, and the wiring widths can be narrowed while increasing the strength against electromigration, as well. This makes it possible to make the width of the metal wiring narrow and, as a result, to increase the integration of the semiconductor integrated circuit.

[Working Examples]

In the following, one working example of the semiconductor integrated circuit pertaining to the present invention will be explained based on drawings. Figure 1 is a plan view of the inverter circuit of the semiconductor integrated circuit that is one working example of the present invention, and Fig. 2 is a perspective drawing that is Fig. 1 viewed from [II]-[II] near the grounding wires. In addition, since [2]~[5] in the drawings are the same as those of said conventional one, their explanations will be omitted.

In the drawings, [7a] is a first-layer power wire formed with All metal wiring, [8a] is a second-layer power wire, [7b] is a first-layer signal wire, [8b] is a second-layer signal wire, [7c] is a first-layer grounding wire, [8c] is a second-layer grounding wire, and [6] is a through-hole. Moreover, an example in which the metal wiring is made from All is indicated in Figs. 1 and 2, but metal wiring for which an alloy of All and Si, of All and Si and Cu, or of All and Cu is utilized may be utilized instead of All.

Unlike the above-mentioned conventional article, the At metal wirings, such as the power wires, [7a] and [8a], signal wires, [7b] and [8b], grounding wires, [7c] and [8c], etc., are mutually connected via through-holes [6] by being overlapped in parallel on the same wiring line through two layers inside a semiconductor integrated circuit substrate that has multiple metal wiring layers and multiple wiring lines. Moreover, the widths of the At metal wirings, [7a], [7b], [7c], [8a], [8b], and [8c], are narrower than those of the conventional metal wirings, [1a],

[1b], and [1c]. Moreover, 1 through-hole [6] is utilized for Figs. 1 and 2, but it is permissible to use 2 or more instead. When the branching of the Al metal wiring paths is taken into consideration, it is effective to provide the through-holes [6] at intervals, [l], that are the widths of the metal wirings. One such example is shown in Fig. 3.

Next, the operation of the semiconductor integrated circuit will be explained. In the conventional wiring method, the metal wiring widths are made to be wide in order to keep the current density at 10^6A/cm^2 or below. For this reason, the ratio of the area occupied by the metal wiring widths becomes high in the semiconductor integrated circuit, and the total area of the semiconductor integrated circuit becomes large as a result.

In the present working example, instead of widening the metal wirings, the current is divided by using multiple layers and therefore, the current density can be kept low.

Figures 1 and 2 show an example in which two layers of metal wirings, which are [7a]-[8a], [7b]-[8b], and [7c]-[8c], are utilized, but 3 layers or more may be utilized instead. Moreover, because of the narrow wiring widths, the area of the semiconductor integrated circuit is smaller than that of a conventional one. Although a case in which multiple layers of metal wirings are overlapped was explained in the above working example, the same effects as those of the above working example are exhibited when the invention is applied to signal wires having large load capacities, such as power wires, grounding wires, clock wires, etc.

Next, another working example will be explained. There is a so-called cell-based design method in which a semiconductor integrated circuit is

built from the basic functional modules (cells) in a hierarchical manner when designing the semiconductor integrated circuit. Depending on the semiconductor integrated circuit designer, 1 transistor, 1 inverter circuit, etc., is considered one basic unit of a cell. A plan view of a semiconductor integrated circuit designed by the cell-based design method is shown in Fig. 4. This semiconductor integrated circuit is equipped with cells [9] which are functional modules containing active devices such as transistors, pads [10] that electrically connect with the exterior of the semiconductor integrated circuit, and outside-cell wiring regions [11] that contain metal wirings that electrically connect between the cells and between the cells and pads. As shown in the drawing, the shapes of the cells are often triangular in general, but they may be polygons (hexagons and octagons in the drawing) instead. For the design, cells [9] that are required for the semiconductor integrated circuit are positioned.

Any number of cells can be positioned depending on what is necessary. Figure 4 shows an example in which 7 cells [9] are positioned, but the functions of the cells may be either the same or different. After positioning the cells [9], metal wirings (wide-range wirings) (14) that electrically connect cells [9] to cells [9] and cells [9] to pads [10] are provided to the outside-cell wiring regions [11]. Wide-range wirings [14] cross over the inside-cell wiring regions [12] and outside-cell wiring regions [11], but at least a portion of the outside-cell wiring regions [11] is wired by means of only 1 metal layer. This is because the wirings [14] in the outside-cell wiring regions [11] are provided by using an

automatic wiring program, and at this time, the multiple layers of metal wirings are distinguished from each other by wiring the second-layer metal wirings in the direction perpendicular to that of the first-layer metal wirings.

In the past, wide-range wirings [14] that cross over the inside and outside of the cells had the same widths inside and outside of the cells. By using cells in which the metal wiring means of Figs. $1 \sim 3$ are applied, the areas of the cells are reduced. As a result, the area of the semiconductor integrated circuit becomes smaller than that of a conventional case in which metal wirings are utilized. In particular, the wide-range wirings, which are 1 metal layers near the boundary of the inside-cell wiring region [12] and outside-cell wiring region [11] in this working example, are shown in Fig. 5. In Fig. 5, the metal wirings, [7] and [8], inside the cells are overlapped in parallel on the same wiring path through multiple layers and are mutually connected by means of through-holes [6]. The wide-range wiring in the outside-cell wiring region [11] has the conventional wiring width, but the wiring width inside the cell is narrow. Inside the area of the cell that is near the boundary between the inside and outside of the cell, a shape that is for shifting from the outside-cell wiring width (conventional wiring width) to the inside-cell multilayer metal wiring width is formed. Some other working examples are shown in Fig. 6. Figure 6 also shows examples in which 1 or 2 through-holes [6] are used, but any number of them may be provided.

[Effects of the Invention]

In the above manner, according to the present invention, it becomes possible to narrow the metal wiring widths of a semiconductor integrated circuit, and the area of the semiconductor integrated circuit becomes small. Also, even in a case in which a multilayer metal wiring means is utilized inside the cells, the areas of those cells become small, and as a result, many cells can be packaged in a semiconductor integrated circuit. Therefore, this leads to high integration of the circuit. Moreover, since the metal wirings are overlapped in parallel on the same wiring path through multiple layers and are connected via through-holes, the wirings become resistant against electromigration.

4. Brief Description of the Drawings


example of the semiconductor integrated circuit pertaining to the present invention. Figure 2 is a perspective drawing obtained by viewing from the [II]-[II] line of Fig. 1. Figure 3 is a plane view that shows an example of the intervals between the through-holes of the multilayer metal wirings pertaining to the present invention, and the through-holes [6] are provided at intervals that are the same as the metal wiring widths. Figure 4 is a plane view of the semiconductor integrated circuit that is another working example of the present invention designed using a cell-based design method. Figure 5 is a magnified explanatory drawing showing metal wiring near the boundary between the inside and outside of the cell pertaining to the present invention. Figure 6 (a)~(h) are partial plan views showing other working examples of the metal wiring near the boundaries between

the inside and outside of the cells. Figure 7 is a plane view showing a conventional semiconductor integrated circuit.

In the drawings, [6] is a through-hole, [7] is the first-layer metal wiring of a case in which 2 layers of metal wirings are overlapped, [8] is a second-layer metal wiring, and [9] is a cell.


In addition, the same reference numerals inside the drawings indicate the same or equivalent parts.

Figure 1




Key: 2) p⁺ diffusion region; 3) n⁺ diffusion region; 4) polysilicon; 5) contact hole; 7a) first-layer power wire; 8a) second-layer power wire; 7b) first-layer signal wire; 8b) second-layer signal wire; 7c) first-layer grounding wire; 8c) second-layer grounding wire.

Figure 2




Key: 6) through-hole; 7) first-layer metal
wiring (grounding wire); 8) second-layer metal
wiring (grounding wire).

Figure 3




Key: 6) through-hole; 7) first-layer metal
wiring; 8) second-layer metal wiring.

Figure 4



Key: 9) cell; 10) pad; 12) circuit substrate; 14) wide-range wiring.

Figure 5



Key: 6) through-hole; 7) first-layer metal
wiring; 8) second-layer metal wiring; 11)
outside-cell wiring region; 12) inside-cell
wiring region; 13) boundary between the inside
and outside the cell; 14) wide-range wiring.

Figure 6





Figure 7



平3-77324 ⑫ 公 開 特 許 公 報 (A)

®Int. Cl. 5

識別記号

庁内整理番号

⑥公開 平成3年(1991)4月2日

H 01 L 21/3205

6810 - 5FH 01 L 21/88 6810-5F

審査請求 未請求 請求項の数 2 (全5頁)

食産明の名称 半導体集積回路

> 20特 顧 平1-213643

顧 平1(1989)8月19日 (22):H

您発 明 考 篠原

兵庫県伊丹市瑞原 4 丁目 1 番地 三菱電機株式会社エル・

エス・アイ研究所内

齿発 明 省 岸 良 ÎĪ 兵庫県伊丹市瑞原 4 丁目 1 番地 三菱電機株式会社カスタ

ムエル・エス・アイ設計技術開発センター内

の出 願 人 三菱電機株式会社 東京都千代田区丸の内2丁目2番3号

弁理士 大岩 増雄 施代 理 人 外2名

PTO 2003-4753

S.T.I.C. Translations Branch

- 1、発明の名称
- 半導体集權回路
- 特許請求の範囲
 - (i) 複数の金属配線層と複数の配線経路を有す る下根体原植间路において、複数層にわたっ て同じ配線経路上平行に乗ね合わせ、スルー **ナールを介して互いに接続した多層金属配線** 「段を備えたことを特徴とする半導体集機同
 - (2) 能動者子を含み、半導体表面上のセル領域 を占めるセルを備え、半導体集積同路外部と の電気的接続を行うパッドを備え、前記セル 及びバットの占める領域外にあって、セル間 及びセルーバット間を電気的に接続する金属 配線を含むセル外配線領域を備えた半導体集 植回路において、

セル領域とセル外配線領域にわたる広域配線 を行し、この広域配線はセル領域内の少なく とも一部分では前記多層金銭配線手段で配線

され、セル外配線領域内の少なくとも 部分 では1階金属だけで配線され、前記多層金属 配線手段部分の幅の方が、前記1層金属部分 の幅よりも狭いことを特徴とする請求項、1 記載の半導体集積回路。

- 3. 発明の詳細な説明
- 【β業上の利用分野】

本角明は半導体集積回路の配線レイアウトバ ターンに関するものである。

「従来の技術」

半導体集務回路における配線にはAIやAIとSi. Enの合金、wなどの抵抗値の小さい金属を用いる ことにより電力の損失を少なくしている。第7図 は従来の半導体集積回路(インバータ回路)の部 分平面図である。図において、(1) は金属配線 で、 (la) は電源線、 (lb) は信号線、 (lc) は接地線 である。(2) は P * 拡散領域、(1) は n * 払 放領 減、 (4) はポリシリコン、 (5) は拡散領域 (2). (3) と金属配線 (1a) (1b), (1c)を接続するコンタ クトホール(5) である。

次に動作について説明する。金鳳配線(1)に用いられるAi、Al 合金等の金属は論理ゲートを構成するシリコン化合物に比べて融点が低く、高温Fや10°A/cm²の電流密度下ではエレクトロ・マイグレーションといわれる断線や移動といった現象が起こる。

従来の金属配線 (1) ではマイグレーションに対する強化策として、充分な配線幅を設けることによって大電流密度に耐える金属配線 (1) にしていた。特に電源線 (1a)、接地線 (1c) および信号線 (1b) の内クロック線等の負荷容量の大きい信号線の配線幅は広く設けて、電流密度が 10 * A / cm² 以下になるようにされていた。

[発明が解決しようとする課題]

従来の半導体集積回路の金属配線は以上のように構成されていたので、マイグレーションに耐えうるに充分な舗を設けることにより半導体集積回路のレイアウト・パターン(マスクパターン)が大きくなるという問題点があった。

本発明は上記のような問題点を解決するために

例である半導体集積回路のインパータ回路の平面図、第2図は第1図における検地線付近ローコから見た料視図を示している。なお、図中符号(2)~(5) は前記従来のものと同一につき説明は省略する。

図において、(7a)はA1金属配線で形成された第1層電源線、(8a)は第2層電源線、(7c)は第1層信号線、(8b)は第2層信号線、(7c)は第1層接地線、(8c)は第2層接地線、(6) はスルーホールである。なお、第1図および第2図ではA1による金額配線の例を示したがA1以外にもA1とSi,A1 とSiとCu,A1 とCu等の合金を用いた金属配線でもよい。

前記従来のものとは異なり、第1図および第2図では電源線 (7a)、(8a) 信号線 (7b)、(8b)、接地線 (7c)、(8c) 等のA1金属配線は複数の金属配線附と複数の配線線路を有する半導体集積回路基版中、2 間にわたって同一配線線路上平行に重ね合わせ、スルーホール (6) を介して互いに接続されている。又、A1金属配線 (7a)、(7b)、(7c)、(8a)、

なされたもので、エレクトロマイグシーションに 強く、かつ配線領域を小さくし、結果として高集 - 種化を得ることを目的とする。

[課題を解決するための手段]

本発明に係る半導体集積回路は複数の金属配線 層と複数の配線線路を有し、金属配線を複数層に わたって同じ配線線路上平行に重ね合わせ、ス ルーホールを介して互いに接続するようにしたも のである。

[作用]

本発明における金属配線は複数層にわたって同じ配線線路上平行に重ね合わせスルーホールを介して互いに接続されているので、電流を分配することができるとともに配線幅はエレクトロマイグレーションについて強化しながら狭くすることが可能となり、金属配線幅が狭くでき結果として半呼体集積回路の高集積化を計ることができる。

[実施例]

以下、本発明に係る半導体集積回路の一実施例 を図について説明する。第1回は本発明の一実施

(8b).(8c) の幅は従来の金属配線(1a).(1b).(1c) に比べて狭い。また、第1回および第2回ではスルーホール(6) は1つずつ用いているが2個以上でもよい。A1金属配線経路が枝別れすることを考慮すると、スルーホール(6) は金属配線幅の問題1で設けるのが有効である。その一例を第3回に示す。

次に半導体集積回路の動作について説明する。 従来の配線方法では電流密度を10°A/cm² 以下に 抑えるために金属配線幅を広くしていた。そのた め半導体集積回路において金属配線幅の占める値 積の割合が大きくなり、結果として半導体集積回 路全体の面積は大きくなる。

本実施例では金属配線の幅を広くするのではな く、複数層にすることによって電流を分配し、電 流密度を抑えることができる。

第 1 図および第 2 図では (7a) - (8a) . (7b) - (8b) . (7c) - (8c) といった 2 暦の金属配線圏の例を示したが、 3 暦以上でもよい。また配線艦が狭いことにより、半導体集積回路の面積は従来のものに比

へで少さくなど。下記天施棚では金越配線は全て 最初日本おくわせた場合について説明したが、電 専辑、後地線、ドロック線等の負荷容量の大きい 仕号線に連用した場合も上記天施棚と同様の効果 となるとと、

11路を設けする際は、半導体集構回路を基本機能・フェーキ・セル)から跨層的に構築していく、いれかるサルベーン設計方式がある。セルは半導体集構回路を以び出場によりって、トランシスタ上個とか、考えれれる。セルベール設計方式によって設計である。セルベール設計方式によって設計でするより半導体集構回路はトランシスタ等の能動場子をである性地集構回路はトランシスタ等の能動場子子を、このであるセル(3)と半導体集構回路はトランシスタ等の能動場子子を、このが外部に(シュールであるセル(3)と半導体集構回路はトランシスタ等の能動場子子を集構回路外部との電気があると、1000と、1000を確立した。1100と、1100とでもセル外配線が緩(1)を備えている。1100と、1100とは

したセルを用作することでセルの面積は小さくな り、その新典、半導体集構図路の面積は従来のも のによる金銭配線を用いた場合よりも小さくな る。特にこの実施例においてセル内配線領域 117)とセレル配線前域(11)の増界近荷において 1. 耐金属になっている広域配線について第5例に ハキ、第5月行おいてセル内の治域配線(7)、(8)。 は複数格にわたって同じ配線経路上平行に重ね合 わせらな、スルーオール(B) によってないに接続 されている。マル外配線領域(11)における広域配 線は従来の配線船であるが、セル内においては配 線船が狭くなっている。セル内外の境界近傍のセ 心内によいてほセル外配線の幅(従来の配線幅) からせら内の多層全温配線幅へ移行するための形 が形成されている。そのいくつかの他の実施例を 切ら可に示す。第6国においてもスルーホール 161 を1つ又は2つ無いた例を示したが何個設け 7 6 1 6.

1.学明改初果。

以上のように木発明によれば、半導体集権国路

放けのは平原体集材内器に要求されるサル(中) を 配置する。

配置するセル数は必要に係して何個でもよい。 文、第4回ではせん(3) を「個配減した場合を示したか、各々のせんの機能は同してあっても異なっていてもよい、セル(4) を配置した後、ドル外配線領域(11)に、セル(4) 、でル(3) とバット(10)を電気的に接続する金属配線(54)はセル火配線領域(12)とウル外配線領域(11)のとなくとも一部分では1層金属だけで配線では7つ多。その理由はセル外配線領域(11)における配線(11)は自動配線プログラムを用いてなされ、この時、複数層にわたる金属配線は第1層金属配線に対してなされ、この時、複数層にわたる金属配線は第1層金属配線に対して第2層金属配線は重直方向に配線するといったは合に層を支御して用いるからである。

従来、サル内外にまたがる広域配録(1)はサル 内、セレ外ともに同じ配線幅であったが、セルタ においては第1回~第3回の金属配線手段を通用

における金属配線幅を狭くすることが可能となり、半導体集積回路の前積は小さくなり、そのもル内において多層金属配線手段を適用した場合についてもそのセルの面積は小さくなり、その結果、半導体集積回路に多くのセルを利力込むことが出来るので、回路の高集積化につなかる。又、金属配線は同じ配線経路上、複数語にわたって平台に進む合わされてメルーボールによって接続されているので、エレクトローマイグレーションに強い配線となるなどの効果が得られる。

4. 国頭の難集な説明


第1回は本発明に係る半導体集材可容の 実施 例を示したインバータ回路の平面図、第2回は第1回のエー工程より見た斜視図、第3回は未発明に係る多層金属配線におけるスルーホールの開催についての例を示した平面図で、スルーホールの開催についての例を示した平面図で、スルーホールの関連についての機を示した平面図で、スルーホールの は 無配線 幅の間隔で設けている。第1回はセルベース設計方式により設計された人を明の他の 実施 例を示した 半導体 集積回路の と面図、第5回は本集団に係るセル円外の境次正常の意義

配線を示した拡大説明図、第6図(a)~(h)はセ ル内外の境界近待の金属配線の他の実施例を示し た部分平面図、第7回は従来の半導体集積回路を 示した平面図である。

闵において、(6) はスルーホール、(1) は2層 の金属配線を重ねた時の第1層金属配線、(8) は 第2階金鳳配線、(9) はセルである。


なお、図中、同一符号は同一、または相当部分 を示す。

> 代理人 大岩 増




2 P* 拡散積域 7a 第1層電源線 83 第2層電源線 3.7.4拉戴領域 4 ポサシリコン 7b 另1層信号線 5:コンタクトホール 8b 第2層信号線


7c 第1叠接地線 80 第2看接地粮




- 7 第1層金屬配線 (達地線)
- 8. 第2層全屬配線 (埠地線)





- 6 21-1-1
- 7. 第1月全属配線
- 8 第2月全属配線





- 6:スルーホーシ
- 12 セル内配線領域
- 7. 第1量金属配線
- 13 セル内外境界
- 8:第2層金屬配線
- 14 玄线配線
- ひ、セル外配線領域





		·